Abstract --The measurement of layer-to-layer feature overlay will, in the foreseeable future, continue to be a critical metrological requirement for the semiconductor industry. Meeting the image placement metrology demands of accuracy, precision, and measurement speed favors the use of electrical test structures. In this paper, a two-dimensional, modified voltagedividing potentiometer is applied to a short-loop VLSl process to measure image placement. The contributions of feature placement on the reticle and registration on the wafer to the overall measurement are analyzed and separated. Additional sources of uncertainty are identified, and methods developed to monitor and reduce them are described. 
Introduction
The projected requirements for the placement of features by lithography systems for coming generations of VLSl processing require metrological tools having precision and accuracy on the order of several nanometers. Earlier work [1,2] described improvements to the voltage-dividing potentiometer test structure and test methodology [3, 4] for this application. The precision of measurements made using the modified voltagedividing potentiometer test structure (seen in Figure 1 ) was demonstrated to be better than 20 nm ( 3 4 for a chrome-onglass mask [l] . This result represented a substantial improvement over earlier capabilities. The goal of the current work is a) to apply this metrological technique to CMOS process tools and b) to refine the test structure design and associated measurement method to meet the metrological requirements of future lithographic processes.
The refinements to the test structure are intended to improve its overall precision for identifying and eliminating unintended process-related anomalies that can manifest as registration errors. These apparent registration errors, which include the actual, physical placement of the lines on the reticles and subsequent effect on the measurement of level-to-level registration, can be large compared to the actual registration error of an advanced stepper. In this paper, the term net mask pattern mismatch or simply pattern mismatch refers to the placement of features on the reticles by the primary pattern generator; the term registration refers to the layer-to-layer alignment of a set of corresponding features on two photomask layers by the stepper to a predetermined reference coordinate.
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Also addressed is the effect of the local variation of the linewidth on the measured registration. Initial models have suggested that this can cause an error in the determination of registration. The newest designs provide for the measurement and elimination of this effect.
Modified Voltage-Dividing Potentiometer Test Structure
The modified voltagedividing potentiometer [5] provides improved performance when compared to previous potentiometer techniques by two enhancements: the systematic error in the length of the bridge due to the presence of voltage taps, 6L, is measured and eliminated, and the taps that make up the potentiometer are placed close together to minimize random error. 6L is given by where V,, V, , and L, are defined as shown in Figure 1 and n is the number of "dummy taps" in the potentiometer segment over which V, is measured. The offset x is thus given by where V,, V,, and L are defined as shown in Figure 1 . Note that if any of the taps are defined in different layers or different process steps, such as was done for the current work, a 6L must be determined either for each type of voltage tap or for the average of the two types of voltage taps..
Test Structure Description
A set of test structures was designed to be compatible with 2-pm CMOS design rules. Previous work [ 11 has shown that the linewidths in the test structure are not factors which affect the performance of this measurement technique.
Design
The basic test structure used in this work is a compact doublemask (voltage taps and bridges formed by the second mask step) seen in Figure 2 . This test structure utilizes a single potentiometer bridge, as had been reported previously [l] , but it includes the voltage taps needed to incorporate three built-in design offsets (i.e., the spacing of the center tap from the design midpoint between the end taps). The built-in offsets chosen for this experiment were -0.5, 0.0, and 0.5 pm.
Layout
Five test structures were arranged on a 14-mm x 14-mm exposure field such that the principal diagonals of each exposure field were spanned. Each field was stepped at 73 sites on a 150-mm wafer. This allowed for the feature placement and linewidth to be determined along several directions across the diameter of the entire wafer. Additional structures were also placed in the test chip, including registration targets for the stepper and traditional optical alignment test structures.
Sample Preparation and Electrical Testing
Two 5X reticles were produced from the test structure design.
The first level is a bright field reticle and defines the basic bridge resistor. The second level is a dark field reticle and defines the locations of the center taps.
A 300-nm-thick n-type polysilicon film (implanted with phosphorus, 5~1 0 '~ ~m -~, at 130 keV) was deposited on an insulating film on the test wafers. The first-level reticle was stepped across the wafers using a g-line stepper with a 0.42-NA lens into a positive photoresist layer. After development, the polysilicon was plasma-etched using Cl,/He/HBr chemistry. The etch process was basically repeated with the second-level reticle which was registered relative to the alignment targets on the first level and stepped at each site on the wafer to reveal the complete test structure features.
The wafers were tested using a parametric test system. The measured sheet resistance was approximately 50 Ole. General procedures for testing the structure were similar to those found in [ 11. In order to eliminate data from defective test structures or measurements, two exclusion criteria were employed. First, any data with a measured offset greater than 10 pm were excluded. Second, any data that did not meet the following self-consistency check were removed: the measured resistance of each bridge pair was compared with the sum of the resistances of the individual bridges. If these sums were substantially different (> 1 O), the data were presumed to be corrupt. From the data on the remaining test structures, the offsets x were calculated.
Overlay Error, Pattern Mismatch Error, and Registration Error 3 on the first mask is misplaced to the left by two units. Feature 4 on the second mask is misplaced to the right by one unit. The features on the first mask represent the end-tap pairs of four potentiometers, and those on the second mask represent their complementary center taps. Figure 4 shows a die site on a substrate having four composite features, representing testable potentiometers, defined sequentially by the two mask levels. Each of the four composite patterns in each die site on the substrate have generally different local overlay errors, which are spatially dependent measures of the losses of the fidelity of the composite patterns, at each location within the die site. The losses result from two independent mechanisms whose effects are additive.
The first mechanism is the net projected feature fidelity loss, or pattern mismatch error, sustained exclusively as a result of the drawn feature misplacement on each of the two separate mask levels. At any fixed point within each die site, the portion of the overlay error attributable to pattern mismatch is the same at every die site on the substrate. The second contribution to overlay error within a die site is the effect of net mask misregistration and/or alignment error, or registration error is generally different at different die sites on the substrate but is constant within a given die site. The following discusses both pattern mismatch and registration errors in terms of measurements of overlay error at each composite pattern location within each die site.
It is convenient first to define pattern mismatch by considering the "best possible" overlay of the two sets of features as illustrated in Figure 5 . components within the hypothetical die site exactly register on the substrate shown in Figure 5 , the relative alignment of the two masks is such that the sum of the squares of the four overlay errors is minimized. This condition of best possible registration is effected when the first moments of the two sets of individual projected images about some point are equal. Such a condition is defined here to be zero registration error. The four vector pattern mismatches are then defined to be the contributions to the respective overlay errors that prevail when zero registration error is attained, as shown in Figure 5 . Finally, overlay error is defined to be the vector sum of registration error and pattern mismatch error.
Overlay Error Measurement Algorithm for Extraction of Repistration Error and Pattern Mismatch Error
Consistent with the previous definitions, measurement of overlay error extracted from a particular potentiometer is an estimate of the sum of registration error and the pattern mismatch error for that potentiometer. Ideally, measured overlay error is the net difference between the center-tap and end-tap locations, adjusted for any design offset.
Typically, residual errors originating in the tester and patterning imperfections are superposed on the measurements. The dominant source observed is generally the processinginduced imperfections in the film materials and in their patterning.
One objective of the current work is to separate the contributions to measured overlay which are produced by pattern mismatch error, registration errors, and residual errors. The approach used fits the individually measured overlays, extracted from the same three potentiometers replicated on a selection of die sites, to a model which superposes registration error to intrasite, locationdependent, pattern mismatch error. The pattern mismatch and registration error extraction algorithm described above was applied to measurements of overlay error from 27 die sites having three potentiometers in each of two directions identified here as "vertical" and "horizontal. "
Drawn (mean) Table 1 lists the initial means and standard deviations of the two sets of 81 overlay error values of x l , x2, and x3, seen in Figure 2 , for the vertical and horizontal potentiometers measured by the parametric test system. For both sets, the means reflect the drawn offsets of -500 nm, 0 nm, and +500 nm of the xl, x2, and x3 potentiometers, respectively. However, there exists substantial scatter in the initial measurement data which reflects the scatter in the registration errors at the 27 die sites. The results which follow show how this scatter is resolved by separating the measurement data into contributions deriving from pattern mismatch and registrations errors, respectively, by using the algorithm described in the previous section.
Horizontal Vertical 0 0 Table 2 shows the mean and standard deviations of the registrations extracted from the initial vertical and horizontal measurement data sets. The magnitude of the extracted mean for registration is somewhat arbitrary and is a function of the method used to determine "perfect" registration. Other definitions of "perfect" registration result in a change in the mean value by a constant; however, the standard deviations of the registrations remain unchanged.
Measured Table 3 shows results from pattern mismatch errors. These errors were determined to be less than or equal to 11 nm when compared to the design values, for the 16 samples tested. This value is in general agreement with results previously reported for determining pattern mismatch errors by direct electrical testing of photomasks [l] . The values represent an upper limit on the quality of the photomask and any errors introduced by the fabrication pracess, test structure design, and the measurement method. 
Mean

Conclusions
For the first time, the modified voltagedividing potentiometer methodology has been applied to the separation of on-wafer overlay error measurements into contributions from pattern mismatch error and registration error. The test structures were fabricated using commercial materials and tools. Although the raw data exhibited relatively high scatter, possibly due to the film's being polysilicon of relatively high sheet resistance, a Furthermore, the values derived for the pattern mismatch substantially validate the measurement technique for estimating the pattern mismatch errors. When these are compared with the drawn values, the agreement is less than or equal to 11 nm in all cases. This number bounds errors contributed by the pattern mismatch error, the on-wifer pattern replication, and the measurement technique itself.
As device geometries become smaller, overlay tolerances will also correspondingly shrink. Pattem mismatch and level-tolevel registration, as well as the metrology associated with measurement of these parameters, will be of increased importance in manufacturing advanced semiconductor products.
